An MPLS-Based Fat Tree Network-on-Chip Systems

Date

2016-11

Type

Conference paper

Conference title

IEEE

Issue

Vol. 1 No. 1

Author(s)

Azeddien M. Sllame
Nagwa Abobaker Salama

Pages

29 - 36

Abstract

This paper describes a Fat tree based Network-on- Chip system using MPLS networking technique. A discrete-event simulator has been developed in C++ in in order to demonstrate the applicability of the MPLS to Network-on-Chip systems. The correctness and the efficiency of the MPLS based Fat networkon- chip system is measured against well-known wormhole with virtual channels technique. The results of the MPLS-based NoC in terms of throughput and latency are clearly proves the applicability of the MPLS to implement future NoC designs arabic 8 English 38

Publisher's website

View